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Abstract. Hierarchical Temporal Memory is a new machine
learning algorithm intended to mimic the working principle
of neocortex, part of the human brain, which is responsi-
ble for learning, classification, and making predictions. Al-
though many works illustrate its effectiveness as a software
algorithm, hardware design for HTM remains an open re-
search problem. Hence, this work proposes an architecture
for HTM Spatial Pooler and Temporal Memory with learn-
ing mechanism, which creates a single image for each class
based on important and unimportant features of all images
in the training set. In turn, the reduction in the number of
templates within database reduces the memory requirements
and increases the processing speed. Moreover, face recogni-
tion analysis indicates that for a large number of training im-
ages, the proposed design provides higher accuracy results
(83.5%) compared to only Spatial Pooler design presented in
the previous works.
Keywords: HTM, Temporal memory, Spatial pooler, Mem-
ristor, face recognition,
1. Introduction
The Hierarchical Temporal Memory (HTM) is a
cognitive learning algorithm developed by Numenta
Inc. [1]. HTM was designed based on various princi-
ples of neuroscience and, therefore, is said to be able
to emulate the working principle of neocortex, a part
of the human brain responsible for learning, classifica-
tion, and making predictions [2].
After successful software realization of this learning
algorithm, several works such as [3,4,5,6] have been
conducted to realise its hardware implementation, in-
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cluding [7], one of the latest works that propose ana-
log circuit design of HTM Spatial Pooler based on
the combination of memristive crossbar circuits with
CMOS technology. One of the main advantages of the
latest work is that the processing of input data is per-
formed in the analog domain, which indeed can of-
fer higher processing speed, primarily, due to the ab-
sence of analog-to-digital and digital-to-analog con-
verters used in digital systems. Thus, inspired by de-
sign described in [7] and from the idea of creating new
analog add-on system that may move processing from
digital domain to analog domain at the sensory level,
this work proposes a system design of Hierarchical
Temporal Memory for face recognition applications.
In particular, this work proposes a system level de-
sign for HTM that exploits the combination of a mem-
ristive crossbar based Spatial Pooler [7], and con-
ceptual analog Temporal Memory based on learning
mechanism inspired from the Hebbian rule. Further,
we present face recognition algorithm for the proposed
system and provide its performance results and analy-
sis.
2. Background
2.1. Hierarchical Temporal Memory
The main core of the proposed system is HTM,
that consists of two parts: Spatial Pooler and Temporal
Memory [2]. Spatial Pooler (SP) is responsible for the
generation of the sparse distributed representations of
input data and can be used for feature extraction and
pattern recognition applications on its own, whereas
Temporal Memory (TM) is responsible for learning in-
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put patterns and making predictions based on the tem-
poral changes in the given input stream [8].
HTM was initially developed as the software algo-
rithm [8] and some research works, such as [9,10,11],
were presented to illustrate and verify the capabilities
of algorithmic implementation of HTM for performing
classification, learning patterns, detecting abnormali-
ties, and making predictions.
Since HTM is a new machine learning algorithm,
few attempts were made to implement it in hardware
level. For instance, [3] presented HTM hardware de-
sign for digital application-specific integrated circuit
(ASIC) architecture, [4] depicts the design for the
FPGA implementation of digital HTM, [5] proposed
computing blocks for HTM using memristive crossbar
arrays and spin-neurons, which process data in both
digital and analog domains, and the latest works [6,7]
proposed circuits for HTM Spatial Pooler based on
memristive crossbar architecture.
2.2. Hebbian theory
Introduced by Donald Hebb in 1949, Hebbian the-
ory (also known as the Hebbian rule or Hebbian pos-
tulate) serves as one of the many learning mecha-
nisms used in the design of artificial neural networks.
In particular, it describes the basic idea behind synap-
tic plasticity and states that synaptic efficacy increases
when a presynaptic cell takes part in repeated or persis-
tent stimulations and firing of neighboring postsynap-
tic cell [12]. Following the Hebbian rule, the activa-
tion of postsynaptic units in neural nets depends on the
weighted activations of presynaptic units, which can
be represented by (1)
yi =
∑
j
wijxj (1)
where yi represents the output of neuron i, xj stands
for the jth input, and wij is the weight of the connec-
tion from neuron xj to yi [12].
In other words, the Hebbian theory claims that the
synaptic weight between two neurons increases when
both neurons simultaneously experience the activation
or deactivation, and it decreases when they activate or
deactivate separately. The equation for the change in
synaptic weight ∆wij of the connection can be shown
by (2), which is known as a learning mechanism of
Hebbian theory [12].
∆wij = ηxjyi (2)
where η is the learning rate. This learning mecha-
nism in the artificial neural networks is used to alter
weights between neurons.
2.3. Memristor models
Currently, there are several available memristor
models, which incorporate not only the characteristics
of real existing devices, but also provide the possibil-
ity to switch from one device parameters to another, so
that suitability of these devices can also be assessed.
For example, [13] proposed a model with nanosecond
switching time, which is crucial in designing real-time
systems. Recent models proposed in [14] allow sim-
ulation of large-scale networks of memristors as well
since parallelism and scalability of the system play im-
portant role in processing huge amount of data.
3. Proposed HTM System
3.1. System Design
A high-level block diagram of the proposed system
is illustrated in Fig. 1. Input data controller reads the
input image, places it in data storage and sends this in-
put image to HTM Spatial Pooler by partially retriev-
ing it from the data storage. The data controller is sub-
stantial as partial sending is required to ensure that the
selected size of HTM SP is capable of processing an
entire image. In turn, HTM SP is responsible for fea-
ture extraction of the input image and thus, provides a
binary output. If the input image is a training image,
the output data controller directs its extracted features
to HTM TM, which creates a single image/template for
each class having common features of all the training
images belonging to that particular class. During the
testing phase, resulting images stored within TM are
then used by pattern matcher to calculate the similarity
score between the input testing image and each of the
trained classes.
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Fig. 1. High level block diagram of the proposed system illustrating operating principle of the HTM spatial pooler
3.2. System Algorithm
In this work, we also propose Algorithm 1 that
can be used to analyze the effectiveness of the pro-
posed system. The algorithm shows interconnections
between main processing stages of the entire sys-
tem: pre-processing, HTM SP, HTM TM, and pattern
matching. Pre-processing stage, shown in lines 2-3 in
Algorithm 1, is necessary to convert the input image
into system compatible format. In this stage, we con-
vert input image to grayscale and enhance its quality
using standard deviation filtering. This is achieved by
either external means or by input data controller.
HTM SP stage models feature extraction process
achieved by the Spatial Pooler block that is illustrated
in lines 5-21 of Algorithm 1. This is done by ini-
tially generating random weights matrix w, so that
each weight in w would have analog value between 0
and 1. The weights matrix has dimensions of N ×N ,
which also defines dimensions of each column within
Spatial Pooler. Lines 6-10 define connectivity of each
synapse, so that if its weight w is higher than the
threshold γ, the synapse is connected and represented
by 1, but if w < γ, it is disconnected and repre-
sented by 0. Synapse connectivity is used to determine
overlap value column.overlap() for each column m,
which is represented as the sum of the products of
synaptic weight matrix w and N × N bits of the im-
age within the region m. This overlap value represents
the importance of bits connected to each particular col-
umn.
Lines 15-20 define the inhibition rule implemented
in the proposed system. According to the rule, inhi-
bition is performed in a block-by-block manner, each
having dimensions of M ×M columns and is based
on overlap values achieved by columns c lying within
that inhibition block inhibition.block(). This is done
by comparing individual overlap values of columns
c with threshold value θ, which is determined as the
maximum overlap that is detected within that particu-
lar inhibition block. Then, the column or columns with
overlap value greater than or equal to θ are considered
as important and represented by logical high 1 value.
Otherwise, columns are considered as unimportant and
represented by logical low 0 value. As a result, the bi-
nary feature extracted output image SP.image after
HTM SP processing is formed by concatenating all in-
hibition blocks.
HTM TM stage defines a learning mechanism that
is activated during training stage when binary fea-
ture extracted an image from HTM SP SP.image
is moved by the output data controller block to the
HTM TM block. Lines 26-32 define that proposed TM
should create certain class.map for each class in k
image classes, which reflects temporal variations of
spatial features. This is done by making TM update
class.map every time new feature extracted image is
fetched to TM block. Based on whether bit has the
value of 1 or 0 within SP.image, corresponding mem-
ory cell within class.map is either increased or de-
creased by δ value, respectively. At the end of train-
ing phase, according to lines 33-37, class.map of each
class is binarized.
Recognition and image classification stage defines a
pattern matching process that is active during testing
phase when binary feature extracted image SP.image
is moved by the output data controller block to the Pat-
tern Matcher block. According to lines 39-44, the sim-
ilarity score between extracted features SP.image of
the testing image and each of the class maps stored
within HTM TM is defined as the sum of XOR logic
high 1 outputs. Since XOR operation produces logic
high 1 output at places where two compared bits are of
different value, a class of the tested image can be de-
fined as the class.map that produces the least score()
value.
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4. Circuits for the Proposed System
4.1. Spatial Pooler
In the proposed system HTM SP processing can be
implemented with memristive crossbar based SP [7].
Memristor devices due to its ability to memories and
being able to mimic neurons find various applica-
tions [15,16,17]. Figure 2 illustrates single memristive
crossbar processing unit. Memristive-CMOS circuits
allow precise realization of the feature extraction pro-
cess described by algorithm lines 3-10 with additional
advantages in terms of parallel synaptic processing and
compact storage of synaptic weights. Figure 3 illus-
trates modified version of the WTA circuit designed
by [18], which is when combined with SP circuits pre-
sented in [7] allow implementation of inhibition pro-
cessing described by algorithm lines 11-17.
Fig. 2. Single memristive crossbar processing unit as presented in
[6]
Fig. 3. Winner-Take-All Circuit taken from [6]
4.2. Temporal Memory
Instead of saving all the feature extracted images as
it was done in the previous SP design [7], the proposed
work incorporates conceptual analog TM into the en-
tire system. It is, in turn, intended to reduce mem-
ory requirements and processing time by creating sin-
gle training image, which is called a class map in this
work. Such class map incorporates features of all train-
ing images belonging to a single class and allows pat-
tern matching to be performed by comparing the test-
ing image with the only single image for each of the
memorized (trained) classes.
This is realized by making TM learn by focusing
on both important and unimportant features and by re-
flecting how features change with time.
Focus is achieved by placing Temporal Memory cir-
cuitry after Spatial Pooler so that the inputs are not the
original training images, but feature extracted images
provided at the output of Spatial Pooler. Since each of
these outputs is binary in nature, such placement al-
lows Temporal Memory to differentiate important and
unimportant features.
Reflection is achieved by changing the weights of
the Temporal Memory cells according to the impor-
tance of the corresponding input bit. This is realized
by implementing learning mechanism of the Hebbian
theory given by (2), which, in general, is used to de-
termine the weight change between presynaptic and
postsynaptic units. In the proposed design of Tempo-
ral Memory, the binary pixels of feature extracted im-
ages are used as presynaptic units, whereas postsynap-
tic units are represented by a matrix of ones of the same
size as the image. The realization of postsynaptic units
as a matrix of ones is required to ensure that every pixel
of feature extracted image is treated as equally impor-
tant. Moreover, such arrangement allows alteration of
the weights of Temporal Memory cells with respect to
their importance.
In particular, if the input bit of feature extracted im-
age is 1, meaning that it represents an important fea-
ture, then the weight of the corresponding Temporal
Memory cell increases by positive weight update (+∆)
value. Contrary, if the input bit of the feature extracted
image is 0, meaning that it represents an unimportant
feature, then the weight of the corresponding Tempo-
ral Memory cell decreases by negative weight update
(−∆) value. This algorithm of differentiating impor-
tant and unimportant features using learning mecha-
nism of the Hebbian rule is illustrated in Figure 4.
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Fig. 4. Example of determining required weight updates (positive or
negative) using Hebbian learning mechanism at each particular pixel
within Temporal Memory
As a result, instead of having multiple binary images
with extracted features, TM creates single analog im-
age incorporating important and unimportant features
of and having the same dimensions as each of the input
images belonging to a single class. Figure 5 illustrates
the formation of the class map for the first class by
fetching feature extracted binary images belonging to
the first class to TM. All of the TM cells, initially hav-
ing the same weight, eventually become distinguish-
able at the end of the training sequence.
Fig. 5. The main principle of single class map formation using Tem-
poral Memory and feature extracted images obtained from Spatial
Pooler
However, such learning mechanism requires TM to
be multi-valued. This is to ensure that the weights can
take values not only of 1 and 0, as feature extracted
images do, but can be changed according to the weight
update value, which is ±∆.
Hence, Fig. 6 illustrates the design of TM required
to memorize single class map and utilizing multi-
valued memory cells. The total number of the required
memory cells correspond to the product of the number
of memorized classes and the number of bits of a single
class map. For example, for 13 class maps, each having
dimensions of 120 bits × 160 bits, the required num-
ber of memory cells is 13 × 19200. The multi-valued
memory cells, in turn, can be realized by using n-bit
memristor-based memory, which is described in [19].
Fig. 6. The design of Temporal Memory consisting of
120 × 160 = 19200 memory cells and that is used for storing a
single class map trained by fetching input images having dimensions
of 120 bits× 160 bits.
4.3. Pattern Matcher
After class maps were formed within TM during the
training phase, the testing is performed by compar-
ing each input testing image with all the class maps
learned by the system. In the proposed system this can
be achieved by fetching a feature extracted input test-
ing image and all the class maps into memristive pat-
tern matcher (Fig. 7(a)), which is realized by memris-
tive XOR gates illustrated in Fig. 7(b) and described in
[7].
(a) (b)
Fig. 7. (a) A 2 bit XOR pattern matcher, (b) XOR configuration of
memristive memory threshold logic
Figure 8 illustrates the principle used to determine a
similarity score between any feature extracted the im-
age and two arbitrary class maps. The class maps are
thresholded at the mean value of 0.5, so that XOR logic
can be accomplished. For two input images, memris-
tive XOR gates will produce output image having log-
ical 0 at the regions where both images represent im-
portant or unimportant features (i.e. either both have 1
at that region or both have 0 at that region) and hav-
ing logical 1 at the regions where two images represent
different features. Hence, the class of an input testing
image is determined by the class map that has the least
number of white bits (or the greatest number of black
bits) at the corresponding XOR output.
The described pattern matching process emphasizes
the advantage of the proposed design in terms of faster
processing speed: the time required for the system to
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determine similarity score reduces, as the number of
templates required to be compared with the input test-
ing image decreases to a single image (that is class
map) per class.
Fig. 8. The face recognition process done by calculating similarity
score between the feature extracted testing image and two class maps
using memristive XOR gates
5. Results and Discussion
The performance metrics were based on face recog-
nition accuracy of AR database [20]. The database
consists of 100 classes each having 26 images that
were taken in two sessions. These images then were
divided into two separate sets. The first set consisted of
13 images of each class taken during the first session
and was used to train Temporal Memory, whereas the
second set consisted of 13 images of each class taken
during the second session and was used for testing.
Based on the above mentioned set up, the first anal-
ysis was aimed to determine optimal delta (±∆) re-
quired to update the weights of Temporal Memory for
a different number of training images. Figure 9 illus-
trates the recognition accuracy results achieved for dif-
ferent combinations of ±∆ and the size of the train-
ing set. As can be seen, for the number of training im-
ages between 1 and 13 the maximum recognition accu-
racy is achieved when±∆ value is lower than or equal
to ±0.1. Moreover, as the size of the training set in-
creases, the maximum achieved accuracy increases for
±∆ value of ±0.01 and decreases for large values of
∆.
This result indicates that achieving maximum recog-
nition accuracy with a large number of training images
is possible, when the weight update value is small. An-
other point that should be taken into account is that the
value of memristor directly proportional to the dura-
tion of applied constant voltage. These two statements
imply that the increased number of training images de-
creases the duration applied voltage required to update
the weights, which means the consecutive input im-
ages can be processed at a higher speed.
Fig. 9. Optimal Delta estimation based on recognition accuracy re-
sults
After optimal weight update value was determined
to be ±0.01, the analysis was performed to compare
the effectiveness of the architecture based on Spatial
Pooler only [7] and the proposed architecture com-
bining Spatial Pooler and Temporal Memory on face
recognition task. To make common settings, for the
architecture of only Spatial Pooler the training im-
ages belonging to a single class were initially averaged
and the averaged images then were processed by Spa-
tial Pooler to provide a feature extracted training tem-
plates. For the proposed architecture, the training im-
ages were processed by Spatial Pooler and extracted
feature outputs were used to create class maps within
Temporal Memory. Table 1 illustrates recognition ac-
curacy results for the condition when both architec-
tures had one template or class map for each of 100
classes (giving in total 100 templates or class maps)
with which all of 13 testing images of each class (giv-
ing in total 1300 testing images) were compared. Com-
paring these results with these reported in [7], it can be
seen that as the number of training images increases,
the architecture incorporating Temporal Memory pro-
vides higher recognition accuracy at lower memory re-
quirements and faster processing at pattern matching
stage.
6. Conclusion
In this paper, we proposed system realization of
HTM Spatial Pooler and Temporal Memory using
memristor-CMOS circuits. The main difference from
the existing HTM system with memristor is in that the
system incorporates Temporal Memory with learning
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Table 1
Recognition accuracy of classifying test images in each category of
AR database done by two different architectures using single tem-
plate or class map per each class.
Architecture Emotions Light condi-
tions
Occlusions
(glasses)
Occlusions
(scarf)
Total
Spatial Pooler [7] 77.50% 91.00% 84.33% 53.33% 76.54%
Spatial Pooler and Temporal Mem-
ory
84.25% 96.33% 85.67% 67.67% 83.48%
capability. The learning process of the system involves
collecting important features from the training data of
given class and creating its class map - a single im-
age, based on the extracted features. Hence, the main
advantage of the system is less memory occupation of
HTM that provides with higher processing speed. The
results of performance analysis indicate that for a large
set of training images the proposed recognition sys-
tem provides a higher accuracy compared to the results
presented in the previous work.
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Algorithm 1 for the proposed HTM face recognition
system
1: . Pre-processing of input images
2: Convert RGB image into grayscale
3: Filter grayscale image with standard deviation filter
4: . HTM SP
5: Create random matrix w of N ×N size
6: for all n in w do
7: if w(n) > γ then
8: w(n) = 1
9: else
10: w(n) = 0
11: Divide image into blocks of N ×N pixels
12: for m image blocks do
13: column.overlap(m) = sum(w ×
image.block(m))
14: Divide image into inhibition blocks of M ×
M columns
15: for c columns within inhibition.block(M×M ) do
16: θ = max(column.overlap(c.columns))
17: if column.overlap(c) ≥ θ then
18: inhibition.block(c) = 1
19: else
20: inhibition.block(c) = 0
21: SP.image = inhibition.block
22: . HTM TM
23: if training stage then
24: Define number of train classes k
25: Define number of train images z per class
26: for all n in k train classes do
27: for all j in z train images do
28: for all i pixels in SP.image do
29: if SP.image(j, i) = 1 then
30: class.map(n, i) = class.map(n, i) + ∆
31: else if SP.image(j, i) = 0 then
32: class.map(n, i) = class.map(n, i)−∆
33: for all i pixels in class.map(n) do
34: if class.map(n, i) ≥ σ then
35: class.map(n, i) = 1
36: else if class.map(n, i) < σ then
37: class.map(n, i) = 0
38: . Recognition stage and image classification
39: else if testing stage then
40: for all n in k image classes do
41: for i image pixels do
42: xor.res(n) =
XOR(class.map(n, i), SP.image(i))
43: score(n) = sum(xor.res(n))
44: determined.class = class(min(score))
